Abstract-A novel hetero-material gate MOSFET intended for integration into the existing deep-submicron silicon technology is proposed and simulated. It is shown that by adding a layer of material with a larger workfunction to the source side of the gate, short-channel effects can be greatly suppressed without degrading the driving ability. The threshold voltage roll-off can be compensated and tuned by controlling the length of this second gate. The new structure has great potential in breaking the barrier of deep-submicron MOSFET's scaling beyond 0.1-m technologies.
Briefs

I. INTRODUCTION
A MOSFET, by its own geometric nature, is a symmetrical device in the sense that the source and drain are interchangeable-they are identified by the operating bias rather than the structure. However, as the gate length becomes increasingly small, the device operation is asymmetrical even at very low drain bias, resulting in shortchannel effects (SCE) such as threshold voltage roll-off and DIBL as well as hot-carrier effects that limit the transistor scaling. As the conventional scaling limit is approached, new structures employing asymmetric architectures become inevitable. The asymmetric channel profile engineering [1] has demonstrated enhanced transconductance due to enhanced carrier velocity in the channel region. However, for ULSI integration, it cannot be expected that all the transistors have the same orientation to get the desired channel profile with a tilted implant. The recently proposed dual-material gate fieldeffect transistor (DMGFET) [2] , based on the ideas of dual-gate [3] and split-gate [4] transistors, is intrinsically an asymmetric device, and it has shown a simultaneous transconductance enhancement and suppression of short-channel effects. This "DMG effect" has been demonstrated with a 1-m HFET, and it was predicted that more benefits could be obtained for devices with ultra-small dimensions. It is of vital importance, however, such novel devices can be eventually integrated into the current ULSI technology.
In this brief, we present theoretical analysis of a novel heteromaterial gate (HMG) MOSFET, based on the concept of the DMGFET [2] , intended for integration with the current deepsubmicron MOS technology. The scaling characteristics of the HMG-MOSFET are compared with those of a conventional singlematerial gate (SMG) MOSFET based on a practical 0.25-m CMOS technology, which demonstrate superior SCE suppression without sacrificing the driving ability. It is predicted that the impact would be revolutionary if a breakthrough in manufacturing technology for realizing the proposed novel structure could be unleashed. The proposed HMG-MOSFET is shown schematically in Fig. 1 , which comprises a poly-Si gate of length L g (same as SMG) and a larger workfunction material of length Ls to the source side of, and in contact with, the gate, which we call it "source-gate" (or "S-gate").
For compatibility with the current MOS technology, we assume that the S-gate could be formed by an "asymmetric spacer process" (similar to oxide spacer for LDD) with precise and uniform thickness control, while the minimum feature size is still defined by the polySi line (L g ) of the conventional technology. According to [2] , the S-gate would be the main gate to control carrier acceleration while the poly-gate would serve as a "screening gate." In this work, we have used tungsten for the "S"-gate with a workfunction W s = 4:63
eV. The channel length of the HMG-MOSFET is then given by Lc = Lg + Ls. All other device parameters used for the HMG simulations are equivalent to the SMG parameters unless otherwise stated.
III. COMPUTER EXPERIMENTS AND DISCUSSIONS
Our first computer experiment is for the scaling characteristics of the HMG-MOSFET, in which the length of the S-gate is fixed To investigate the special feature of V t roll-up at decreasing L g , we further study the effect of Lg=Ls ratio at a fixed Lc = 0:25 m for the HMG-MOSFET. The result is plotted in Fig. 5 with L g =L s = 0:1=0:15; 0:15=0:1, and 0.2/0.05. As the L g =L s ratio is decreased, Vt increases since the portion of the larger workfunction material is increased. This explains the reason for the V t roll-up at decreasing L g with fixed L s (Fig. 2) , which compensates the normal V t rolloff. This unique feature adds another design freedom to tune the Vt roll-up/roll-off with different "tungsten spacer thickness" (L s ). It is also observed from Fig. 5 that there exists an optimum L g =L s ratio for each fixed Lc where the DIBL voltage is minimized and the I on =I o has an optimum tradeoff. This is determined by the location of the workfunction step where the channel potential is discontinuous, causing the electron velocity to have an optimum distribution in the channel [2] . another freedom of choice, which could be made with a variety of materials for the gate and the S-gate, e.g., by using different types of silicides [5] or metal [6] , and variable workfunction using poly-(Si, Ge) [7] . Moreover, if the proposed "spacer process" for the S-gate could be realized, the same can be done on the drain side of the gate with a lower workfunction (W d ) material of length L d , called the "drain-gate" (or "D-gate"), to be used for controlling the channel resistivity on the drain side. (This is why we have chosen the acronym "HMG" different from the "DMG" in [2] .) Then, in principle, the performance of the HMG-MOSFET (which is still compatible with the conventional MOS technology) could be optimized with a proper choice of Ls=Lg=L d and Ws=Wg=W d by "engineering" the gate material and, hence, the potential, field, and carrier velocity distributions along the channel.
IV. CONCLUSION
In conclusion, based on the original idea of the DMGFET, a novel hetero-material gate MOSFET is proposed and its performance has been simulated with a 2-D numerical model. The new device has shown superior and simultaneous performance enhancement for both the "on" and "off" states as compared with the conventional single-material gate MOSFET. It could potentially be integrated into the existing deep-submicron MOS technology. Moreover, it opens brand new ways of engineering and optimizing the performance of ultra-small devices with many degrees of freedom. A technology breakthrough in realizing the proposed device would have tremendous impact on the ULSI technology. 
I. INTRODUCTION
Polycrystalline silicon (poly-Si) thin film transistors (TFT's) are currently attracting much attention for use in active matrix liquid crystal displays (AMLCD's) [1] . The peripheral circuits using complementary metal oxide semiconductor (CMOS) process and the TFT for switching devices can be fabricated on the same glass substrate [2] . The excimer laser crystallization is a promising method to obtain low temperature, high performance poly-Si for TFT's [3] , [4] .
Sera et al. [3] have obtained a normal staggered poly-Si TFT with a high field effect mobility of 120 cm 2 /Vs in the peripheral area.
Sameshima et al. [5] utilized a multistep XeCl annealing in order to dehydrogenate and to melt hydrogenated amorphous silicon (a-Si : H) by controlling the laser energy density. Yuki et al.
[6] deposited aSi : H films with low hydrogen concentration and irradiated an Ar + laser on the whole substrate area to fabricate a poly-Si TFT-LCD panel. The highest carrier mobility for the poly-Si TFT reported so far was 640 cm 2 /Vs using a SiO2 deposited by remote plasma chemical vapor deposition [7] . In our previous work, we have fabricated a novel self-aligned poly-Si TFT using silicide layers [8] . To simplify the fabrication process of the poly-Si TFT and to decrease the contact resistance, we used the Ni silicide as ohmic contact layers of the source/drain electrodes. Recently, an ion shower doping technique using a broad ion beam without mass separation and beam scanner has been utilized to fabricate both a-Si : H TFT and poly-Si TFT [9] . In the present work, we have fabricated a high-performance poly-Si TFT with Ni silicide source/drain/gate electrodes in which a large grain poly-Si and low resistance ion doped n + poly-Si were utilized. The fabricated poly-Si TFT's exhibited a field effect mobility of 262 cm 2 /Vs and a threshold voltage of 1 V. It is noted that a high performance poly-Si TFT can be obtained by using only two mask steps. This is possible by utilizing a triple layer of thin a-Si : H/SiN X /poly-Si and simultaneous silicide formation of the source, drain, and gate contacts.
